Operating Systems (Honor Track)


Memory 2: Virtual Memory (Con't), Caching and TLBs

Xin Jin Spring 2022

Acknowledgments: Ion Stoica, Berkeley CS 162


How to Structure a Page Table

Page Table is a map (function) from VPN to PPN



- Simple page table corresponds to a *very large* lookup table
 - VPN is index into table, each entry contains PPN
- What other map structures can you think of?
 - Trees?
 - Hash Tables?

Fix for sparse address space: The two-level page table




Page Table Entry (PTE)

- What is in a Page Table Entry (or PTE)?
 - Pointer to next-level page table or to actual page
 - Flags: valid, read-only, read-write, write-only, etc.
- How do we use the PTE?
 - Invalid PTE can imply different things:
 - » Region of address space is actually invalid or
 - » Page/directory is just somewhere else than memory
 - Validity checked first
 - » OS can use other bits for location info


Page Table Entry (PTE)

- Usage Example: Demand Paging
 - Keep only active pages in memory
 - Place others on disk and mark their PTEs invalid
- Usage Example: Copy on Write
 - UNIX fork gives copy of parent address space to child
 - » Address spaces disconnected after child created
 - How to do this cheaply?
 - » Make copy of parent's page tables (point at same memory)
 - » Mark entries in both sets of page tables as read-only
 - » Page fault on write creates two copies
- Usage Example: Zero Fill On Demand
 - New data pages must carry no information (say be zeroed)
 - Mark PTEs as invalid; page fault on use gets zeroed page
 - Often, OS creates zeroed pages in background


Sharing with multilevel page tables



Summary: Two-Level Paging




Summary: Two-Level Paging




Multi-level Translation: Segments + Pages

- What about a tree of tables?
 - Lowest level page table ⇒ memory still allocated with bitmap
 - Higher levels often segmented
- Could have any number of levels. Example (top segment):




- What must be saved/restored on context switch?
 - Contents of top-level segment registers (for this example)
 - Pointer to top-level table (page table)

What about Sharing (Complete Segment)?



X86_64: Four-level page table!



IA64: 64bit addresses: Six-level page table?!?

12 bits 9 bits 9 bits 9 bits 9 bits 7 bits 9 bits 64bit Virtual **Virtual** Virtual **Virtual** Virtual Virtual **Virtual** Offset PI index P2 index P3 index P4 index P5 index P6 index **Address:**

No!

Too slow
Too many almost-empty tables

Multi-level Translation Analysis

• Pros:

- Only need to allocate as many page table entries as we need for application
 - » In other words, sparse address spaces are easy
- Easy memory allocation
- Easy Sharing
 - » Share at segment or page level (need additional reference counting)

• Cons:


- One pointer per page (typically 4K 16K pages today)
- Page tables need to be contiguous
 - » However, the 10b-10b-12b configuration keeps tables to exactly one page in size
- Two (or more, if >2 levels) lookups per reference
 - » Seems very expensive!

Recall: Dual-Mode Operation

- Can a process modify its own translation tables? NO!
 - If it could, could get access to all of physical memory (no protection!)
- To Assist with Protection, Hardware provides at least two modes (Dual-Mode Operation):
 - "Kernel" mode (or "supervisor" or "protected")
 - "User" mode (Normal program mode)
 - Mode set with bit(s) in control register only accessible in Kernel mode
 - Kernel can easily switch to user mode; User program must invoke an exception of some sort to get back to kernel mode (more in moment)
- Note that x86 model actually has more modes:
 - Traditionally, four "rings" representing priority; most OSes use only two:
 - » Ring 0 \Rightarrow Kernel mode, Ring 3 \Rightarrow User mode
 - » Called "Current Privilege Level" or CPL
 - Newer processors have additional mode for hypervisor ("Ring -1")
- Certain operations restricted to Kernel mode:
 - Modifying page table base, and segment descriptor tables
 - » Have to transition into Kernel mode before you can change them!
 - Also, all page-table pages must be mapped only in kernel mode

Alternative: Inverted Page Table

- With all previous examples ("Forward Page Tables")
 - Size of page table is at least as large as amount of virtual memory allocated to processes
 - Physical memory may be much less
 - » Much of process space may be out on disk or not in use




- Answer: use a hash table
 - Called an "Inverted Page Table"
 - Size is independent of virtual address space
 - Directly related to amount of physical memory
 - Very attractive option for 64-bit address spaces
 - » PowerPC, UltraSPARC, IA64
- Cons:
 - Complexity of managing hash chains: Often in hardware!
 - Poor cache locality of page table

Address Translation Comparison


	Advantages	Disadvantages
Simple Segmentation	Fast context switching (segment map maintained by CPU)	External fragmentation
Paging (Single-Level)	No external fragmentation Fast and easy allocation	Large table size (~ virtual memory) Internal fragmentation
Paged Segmentation	Table size ~ # of pages in virtual memory Fast and easy allocation	Multiple memory references per page access
Multi-Level Paging		
Inverted Page Table	Table size ~ # of pages in physical memory	Hash function more complex No cache locality of page table

How is the Translation Accomplished?



- The MMU must translate virtual address to physical address on:
 - Every instruction fetch
 - Every load
 - Every store
- What does the MMU need to do to translate an address?
 - 1-level Page Table
 - » Read PTE from memory, check valid, merge address
 - » Set "accessed" bit in PTE, Set "dirty bit" on write
 - 2-level Page Table
 - » Read and check first level
 - » Read, check, and update PTE
 - N-level Page Table ...
- MMU does *page table Tree Traversal* to translate each address

Where and What is the MMU?



- The processor requests READ Virtual-Address to memory system
 - Through the MMU to the cache (to the memory)
- Some time later, the memory system responds with the data stored at the physical address (resulting from virtual → physical) translation
 - Fast on a cache hit, slow on a miss
- So what is the MMU doing?
- On every reference (I-fetch, Load, Store) read (multiple levels of) page table entries to get physical frame or FAULT
 - Through the caches to the memory
 - Then read/write the physical location


ICS: Caching Concept



- Cache: a repository for copies that can be accessed more quickly than the original
 - Make frequent case fast and infrequent case less dominant
- Caching underlies many techniques used today to make computers fast
 - Can cache: memory locations, address translations, pages, file blocks, file names, network routes, etc...
- Only good if:
 - Frequent case frequent enough and
 - Infrequent case not too expensive
- Important measure: Average Access time =
 (Hit Rate x Hit Time) + (Miss Rate x Miss Time)

ICS: In Machine Structures...

Caching is the key to memory system performance




Average Memory Access Time (AMAT)

= (Hit Rate x HitTime) + (Miss Rate x MissTime)
Where HitRate + MissRate = 1

HitRate =
$$90\% = > AMAT = (0.9 \times 1) + (0.1 \times 101) = 11.1 \text{ ns}$$


HitRate =
$$99\% = > AMAT = (0.99 \times 1) + (0.01 \times 101) = 2.01 \text{ ns}$$

Another Major Reason to Deal with Caching




- Cannot afford to translate on every access
 - At least three DRAM accesses per actual DRAM access
 - Or: perhaps I/O if page table partially on disk!
- Solution? Cache translations!
 - Translation Cache: TLB ("Translation Lookaside Buffer")

Why Does Caching Help? Locality!




- Temporal Locality (Locality in Time):
 - Keep recently accessed data items closer to processor
- Spatial Locality (Locality in Space):
 - Move contiguous blocks to the upper levels




Recall: Memory Hierarchy

- Caching: Take advantage of the principle of locality to:
 - Present the illusion of having as much memory as in the cheapest technology
 - Provide average speed similar to that offered by the fastest technology



How do we make Address Translation Fast?


- Cache results of recent translations!
 - Different from a traditional cache
 - Cache Page Table Entries using Virtual Page # as the key



Translation Look-Aside Buffer

- Record recent Virtual Page # to Physical Page # translation
- If present, have the physical address without reading any of the page tables !!!
 - Even if the translation involved multiple levels
 - Caches the end-to-end result
- Was invented by Sir Maurice Wilkes prior to caches
 - When you come up with a new concept, you get to name it!
- On a *TLB miss*, the page tables may be cached, so only go to memory when both miss

Caching Applied to Address Translation




- Question is one of page locality: does it exist?
 - Instruction accesses spend a lot of time on the same page (since accesses sequential)
 - Stack accesses have definite locality of reference
 - Data accesses have less page locality, but still some...
- Can we have a TLB hierarchy?
 - Sure: multiple levels at different sizes/speeds

A Summary on Sources of Cache Misses

- Compulsory (cold start, first reference): first access to a block
 - "Cold" fact of life: not a whole lot you can do about it
 - Note: If you are going to run "billions" of instruction, Compulsory Misses are insignificant
- Capacity:
 - Cache cannot contain all blocks access by the program
 - Solution: increase cache size
- Conflict (collision):
 - Multiple memory locations mapped to the same cache location
 - Solution 1: increase cache size
 - Solution 2: increase associativity
- Coherence (Invalidation): other process (e.g., I/O) updates memory

How is a Block found in a Cache?




- Block is minimum quantum of caching
 - Data select field used to select data within block
 - Many caching applications don't have data select field
- Index Used to Lookup Candidates in Cache
 - Index identifies the set
- Tag used to identify actual copy
 - If no candidates match, then declare cache miss

Review: Direct Mapped Cache

- Direct Mapped 2^N byte cache:
 - The uppermost (32 N) bits are always the Cache Tag
 - The lowest M bits are the Byte Select (Block Size = 2^{M})
- Example: 1 KB Direct Mapped Cache with 32 B Blocks
 - Index chooses potential block
 - Tag checked to verify block
- Byte select chooses byte within block 31 **Cache Tag Cache Index Byte Select** Ex: 0x01 Ex: 0x00 Ex: 0x50 Valid Bit **Cache Tag Cache Data** Byte 0 **Byte 31** Byte 1 Byte 33 Byte 32 0x50Byte 63 **Byte 992 Byte 1023**


Review: Set Associative Cache

- N-way set associative: N entries per Cache Index
 - N direct mapped caches operates in parallel
- Example: Two-way set associative cache
 - Cache Index selects a "set" from the cache
 - Two tags in the set are compared to input in parallel



Review: Fully Associative Cache


- Fully Associative: Every block can hold any line
 - Address does not include a cache index
 - Compare Cache Tags of all Cache Entries in Parallel
- Example: Block Size=32B blocks
 - We need N 27-bit comparators
 - Still have byte select to choose from within block




Where does a Block Get Placed in a Cache?

• Example: Block 12 placed in 8 block cache

Direct mapped: block 12 can go only into block 4 (12 mod 8) Block 0 1 2 3 4 5 6 7 no.





Which block should be replaced on a miss?


- Easy for Direct Mapped: Only one possibility
- Set Associative or Fully Associative:
 - Random
 - LRU (Least Recently Used)

Review: What happens on a write?

- Write through: The information is written to both the block in the cache and to the block in the lower-level memory
- Write back: The information is written only to the block in the cache
 - Modified cache block is written to main memory only when it is replaced
- Pros and Cons of each?
 - Write through:
 - » Pros: read misses cannot result in writes
 - » Cons: processor held up on writes
 - Write back:
 - » Pros: repeated writes not sent to DRAM processor not held up on writes
 - » Cons: more complex read miss may require writeback of dirty data

Physically-Indexed vs Virtually-Indexed Caches

- Physically-Indexed Caches
 - Address handed to cache after translation
 - Page Table holds *physical* addresses
 - Benefits:
 - » Every piece of data has single place in cache
 - » Cache can stay unchanged on context switch
 - Challenges:
 - » TLB is in critical path of lookup!
 - Pretty Common today (e.g., x86 processors)
- Virtually-Indexed Caches
 - Address handed to cache before translation
 - Page Table holds virtual addresses (one option)
 - Benefits:
 - » TLB not in critical path of lookup, so can be faster
 - Challenges:
 - » Same data could be mapped in multiple places of cache
 - » May need to flush cache on context switch




[Virtually addressed]

Page Table

virtual

We will stick with Physically Addressed Caches for now!

What TLB Organization Makes Sense?



- Needs to be really fast
 - Critical path of memory access
 - » In simplest view: before the cache
 - » Thus, this adds to access time (reducing cache speed)
 - Seems to argue for Direct Mapped or Low Associativity
- However, needs to have very few conflicts!
 - With TLB, the Miss Time extremely high! (PT traversal)
 - Cost of Conflict (Miss Time) is high
 - Hit Time dictated by clock cycle
- Thrashing: continuous conflicts between accesses
 - What if use low order bits of page as index into TLB?
 - » First page of code, data, stack may map to same entry
 - » Need 3-way associativity at least?
 - What if use high order bits as index?
 - » TLB mostly unused for small programs

TLB organization: include protection

- How big does TLB actually have to be?
 - -Usually small: 128-512 entries (larger now)
 - Not very big, can support higher associativity
- Small TLBs usually organized as fully-associative cache
 - Lookup is by Virtual Address
 - Returns Physical Address + other info
- What happens when fully-associative is too slow?
 - -Put a small (4-16 entry) direct-mapped cache in front
 - -Called a "TLB Slice"

Summary

Page Tables

- Memory divided into fixed-sized chunks of memory
- Virtual page number from virtual address mapped through page table to physical page number
- Offset of virtual address same as physical address
- Large page tables can be placed into virtual memory
- Multi-Level Tables
 - Virtual address mapped to series of tables
 - Permit sparse population of address space
- Inverted Page Table
 - Use of hash-table to hold translation entries
 - Size of page table ~ size of physical memory rather than size of virtual memory